I’m a PhD student in Computer Science at the Embedded Systems (ES) unit
in Fondazione Bruno Kessler (FBK) and at University of Udine
My supervisor is
and my co-supervisors are
I work in the area of formal verification and temporal logics. In particular, my PhD thesis
is focused on satisfiability and synthesis techniques for linear temporal logics with different
degrees of expressiveness.